

Testing VTX Module1 with NCC Electronics

Strange pedestals of J2 half when reading all sensor (12 chips)


Reading halves of the sensor shows much better pedestals.

Note, in this setup, the receiving data connectors are ganged together. On the VTX FEE they are read out separately






Masking out all channels on one half of the module affects pedestals on the other half.




AGND and DGND are disconnected on the crossboard.

In all other runs the AGND was connected to DGND on the crossboard. The AGND and DGND are provided from a dual power supply, they are isolated.



Changing AVDD and DVDD from 2.5 to 2.6V



Calibration pulses disabled, pedestals changed drastically.

In all previous runs the calibration pulse 0.8V (VCAL=1) was applied to every 8th channel.




Fig. 10: HV = 100V, all Cal pulses are disabled, previously the Cal pulses were applied to every 8th channel.